



Product Change Notification

108574 - 00

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Should you have any issues with the timeline or content of this change, please contact the Intel Representative(s) for your geographic location listed below. No response from customers will be deemed as acceptance of the change and the change will be implemented pursuant to the key milestones set forth in this attached PCN.

Americas Contact: asmo.pcn@intel.com

Asia Pacific Contact: apacgccb@intel.com

Europe Email: eccb@intel.com

Japan Email: jccb.ijkk@intel.com

Copyright © Intel Corporation 2008. Other names and brands may be claimed as the property of others.

Celeron, Centrino, Intel, the Intel logo, Intel Core, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel XScale, Itanium, MMX, Paragon, PDCharm, Pentium, and Xeon are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Learn how to use Intel Trade Marks and Brands correctly at <http://www.intel.com/intel/legal/tmusage2.htm>.



Product Change Notification

Change Notification #: 108574 - 00
Change Title: Boxed Intel® Core™2 Duo Processor E8500, E8400 and Boxed Dual-Core Intel® Xeon® Processor E3110, PCN 108574-00, Product Design, C-0 to E-0 Core Stepping Conversion
Date of Publication: June 26, 2008

Key Characteristics of the Change:

Product Design

Forecasted Key Milestones:

Date Customer Must be Ready to Receive Post-Conversion Material:	Jul 18, 2008
Date of First Availability of Post-Conversion Material:	Jul 18, 2008

The date of "First Availability of Post-Conversion Material" is the projected date that a customer may expect to receive the Post-Conversion Materials. This date is determined by the projected depletion of inventory at the time of the PCN publication. The depletion of inventory may be impacted by fluctuating supply and demand, therefore, although customers should be prepared to receive the Post-Converted Materials on this date, Intel will continue to ship and customers may continue to receive the pre-converted materials until the inventory has been depleted.

Description of Change to the Customer:

The Intel® Core™2 Duo Processor E8500, E8400 and Dual-Core Intel® Xeon® Processor E3110 will undergo the following changes for the C-0 to E-0 stepping conversion:

- New SSpec and MM numbers for the converting products
- CPUID will change from 0x10676 to 0x1067A
- Power Status Indicator (PSI) is supported
- PECCI implementation change
- New instructions added - XSAVE/XRSTOR
 - o New ISA extension for save/restoring context of x87, SSE, and future processor state
- New feature added - ACNT2
 - o Improved mechanism for determining processor utilization. To be used for more efficient P-state determination.
- Package change to Halide free package

Customer Impact of Change and Recommended Action:

- No BIOS or board changes required for ACNT2 feature. The operating system (if it supports this feature) will check the feature flag and enable this feature.
- No Bios changes required for XSAVE/XRSTOR. Refer to Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide and Intel® Advanced Vector Extensions Programming Reference for details.
- Power state Indicator (PSI) will require new circuits on the board to support the feature. Please refer to the Platform Design guide document for chipset that support the PSI feature.

Intel® Core™2 Duo Processor E8500, E8400 and Dual-Core Intel® Xeon® Processor E3110 will require a BIOS update. Once customers implement the BIOS update, they will be able to accept both C-0 and E-0 stepping material. Customers should be ready to receive a combination of both C-0 stepping material and E-0 stepping material by the "Date Customer Must be Ready to Receive Post-Conversion Material" above. For customers implementing their own BIOS, it is necessary to incorporate the latest BIOS to support the E-0 stepping. Please contact your local Intel representative for further technical questions.

Products Affected / Intel Ordering Codes:

Boxed Intel® Core™2 Duo Processors								
Processor#	Frequency	Stepping	Pre Conversion Product Code	Pre Conversion S-Spec	Pre Conversion MM#	Post Conversion Product Code	Post Conversion S-Spec	Post Conversion MM#
E8500	3.16 GHZ	C-0	BX80570E8500	S LAPK	895732	BX80570E8500	SLB9K	899034
E8400	3.0 GHZ	C-0	BX80570E8400	S LAPL	895733	BX80570E8400	SLB9J	899035
E8400	3.0 GHZ	C-0	BXC80570E8400	S LAPL	896334	BXC80570E8400	SLB9J	899038
E8500	3.16 GHZ	C-0	BXC80570E8500	S LAPK	896335	BXC80570E8500	SLB9K	899037

Boxed Dual-Core Intel® Xeon® Processor								
Processor#	Frequency	Stepping	Pre Conversion Product Code	Pre Conversion S-Spec	Pre Conversion MM#	Post Conversion Product Code	Post Conversion S-Spec	Post Conversion MM#
E3110	3.0 GHZ	C-0	BX80570E3110	S LAPM	895888	BX80570E3110	S LB9C	899605

Reference Documents / Attachments:

Document:

Location #:

PCN Revision History:

Date of Revision:

June 26, 2008

Revision Number:

00

Reason:

Originally Published PCN